


Multicore: Why is it happening now? eller Hur Mår Moore's Lag?

Erik Hagersten
Uppsala Universitet

Are we hitting the wall now?

Pop: Can the transistors be made even smaller and faster?







UPPSALA
UNIVERSITET

Darling, I shrunk the computer


Mainframes




Super Minis:



Microprocessor:



Multicore: Many CPUs on a chip!





Multi-core CPUs:

- **Ageia** PhysX, a multi-core physics processing unit.
- **Ambric** Am2045, a 336-core Massively Parallel Processor Array (MPPA)
- **AMD**
 - Athlon 64, Athlon 64 FX and Athlon 64 X2 family, dual-core desktop processors.
 - Opteron, dual- and quad-core server/workstation processors.
 - Phenom, triple- and quad-core desktop processors.
 - Sempron X2, dual-core entry level processors.
 - Turion 64 X2, dual-core laptop processors.
 - Radeon and FireStream multi-core GPU/GPGPU (10 cores, 16 5-issue wide superscalar stream processors per core)
- **ARM** MPCore is a fully synthesizable multicore container for ARM9 and ARM11 processor cores, intended for high-performance embedded and entertainment **applications**.
- **Azul** Systems Vega 2, a 48-core processor.
- **Broadcom** SiByte SB1250, SB1255 and SB1455.
- **Cradle** Technologies CT3400 and CT3600, both multi-core DSPs.
- **Cavium** Networks Octeon, a 16-core MIPS MPU.
- **HP** PA-8800 and PA-8900, dual core PA-RISC processors.
- **IBM**
 - POWER4, the world's first dual-core processor, released in 2001.
 - POWER5, a dual-core processor, released in 2004.
 - POWER6, a dual-core processor, released in 2007.
 - PowerPC 970MP, a dual-core processor, used in the Apple Power Mac G5.
 - Xenon, a triple-core, SMT-capable, PowerPC microprocessor used in the Microsoft Xbox 360 game console.
- **IBM**, Sony, and Toshiba Cell processor, a nine-core processor with one general purpose PowerPC core and eight specialized SPUs (Synergistic Processing Unit) **optimized** for vector operations used in the Sony PlayStation 3.
- **Infineon** Danube, a dual-core, MIPS-based, home gateway processor.
- **Intel**
 - Celeron Dual Core, the first dual-core processor for the budget/entry-level market.
 - Core Duo, a dual-core processor.
 - Core 2 Duo, a dual-core processor.
 - Core 2 Quad, a quad-core processor.
 - Core i7, a quad-core processor, the successor of the Core 2 Duo and the Core 2 Quad.
 - Itanium 2, a dual-core processor.
 - Pentium D, a dual-core processor.
 - Teraflops Research Chip (Polaris), an 3.16 GHz, 80-core processor prototype, which the company says will be released within the next five years[6].
 - Xeon dual-, quad- and hexa-core processors.
- **IntellaSys** seaForth24, a 24-core processor.
- **Nvidia**
 - GeForce 9 multi-core GPU (8 cores, 16 scalar stream processors per core)
 - GeForce 200 multi-core GPU (10 cores, 24 scalar stream processors per core)
 - Tesla multi-core GPGPU (8 cores, 16 scalar stream processors per core)
- Parallax Propeller P8X32, an eight-core microcontroller.
- picoChip PC200 series 200-300 cores per device for DSP & wireless
- Rapport Kilocore KC256, a 257-core microcontroller with a PowerPC core and 256 8-bit "processing elements".
- Raza Microelectronics XLR, an eight-core MIPS MPU
- **Sun Microsystems**
 - UltraSPARC IV and UltraSPARC IV+, dual-core processors.
 - UltraSPARC T1, an eight-core, 32-thread processor
 - UltraSPARC T2, an eight-core, 64-concurrent processor
- Texas Instruments TMS320C80 MVP, a five-core multichip module
- Tilera TILE64, a 64-core processor
- XMOS Software Defined Silicon quad-core XS1-G4

[source: Wikipedia]



UPPSALA
UNIVERSITET

PDC
Summer
School
2010

Institutionen för informationsteknologi | www.it.uu.se

High-performance single-core CPUs:


MC 5

© Erik Hagersten | user.it.uu.se/~eh



UPPSALA
UNIVERSITET


Many shapes and forms...



Outline

- Why multicore now?
- Technology reasons
- Performance bottlenecks in MCs
- Commercial offerings
- Reflection for the future

Everybody is doing it! But, why now?



1. Not enough ILP to get payoff from using more transistors
2. Signal propagation delay \gg transistor delay
3. Power consumption $P_{\text{dyn}} \sim C \cdot f \cdot V^2$

Microprocessors today: What does it takes to run one program?


Exploring ILP (instruction-level parallelism)

- Faster clocks → Deep pipelines
- Superscalar Pipelines
- Branch Prediction
- Prefetching
- Out-of-Order execution
- Trace Caching
- Speculation
- Predictive Coding
- Address Translation Address Table
- Registers Stack

Bad News #1:
We have already explored most ILP
(instruction-level parallelism)

Bad News #2


Looong wire delay → slow CPUs



*Quantitative data and trends according to V. Agarwal et al., ISCA 2000
Based on SIA (Semiconductor Industry Association) prediction, 1999*

Bad News #2 Looong wire delay → slow CPUs


Span -- Fraction of chip reachable in one cycle





Bad News #2: wire delay

→ Multiple small CPUs with private L1\$



Bad News #3: Power consumption

→ Lower frequency → lower voltage

$$P_{\text{dyn}} = C * f * V^2 \approx \text{area} * \text{freq} * \text{voltage}^2$$

CPU
freq=f

VS.

CPU
freq=f/2

CPU
freq=f/2

$$P_{\text{dyn}}(C, f, V) = CfV^2$$

$$P_{\text{dyn}}(2C, f/2, <V) < CfV^2$$

CPU
freq=f

VS.


CPU	CPU
CPU	CPU

freq = f/2

$$P_{\text{dyn}}(C, f, V) = CfV^2$$

$$P_{\text{dyn}}(C, f/2, <V) < \frac{1}{2} CfV^2$$


Example: Freq. Scaling



20% higher freq.



20% lower freq.




20% lower freq.
Two cores




Darling, I shrunk the computer

Mainframes




Sequential execution (\approx one program)

Super Minis:



Microprocessor:




Paradigm Shift

Chip Multiprocessor (CMP):
A multiprocessor on a chip!

Parallel Apps (TLP)




How to create threads?



Throughput Computing


- “Multitasking”
- Virtualization
- Concurrency
- ...



Capability Computing

- Weather simulation
- Computer games
- ...


Shared Bottlenecks



Example: Poor Throughput Scaling!

Example: 470.LBM

"Lattice Boltzmann Method" to simulate incompressible fluids in 3D



Throughput (as defined by SPEC):


Amount of work performed per time unit when several instances of the application is executed simultaneously.

Our TP study: compare TP improvement when you go from 1 core to 4 cores




Throughput Scaling, More Apps


SPEC CPU 20006 FP Throughput improvements on 4 cores



Nerd Curve: 470.LBM




Nerd Curve (again)



→ Better Memory Usage!


Example: 470.LBM






BW in the Future?

#Cores ~ #Transistors



Computation vs Bandwidth



HPCWire.com this morning:

Up Against the Memory Wall


"Nevermind the cores. Just hand over the cache"

International Technology Roadmap for Semiconductors (ITRS)



Chip Multiprocessors

Throughput Computing:

- Does not explore the shared caches well
(cache capacity/thread: ~100-500 kB)
- Requires N times more memory
- If limited by memory capacity or memory bandwidth
→ go parallel



Thread Interaction




- Coherence traffic
- Communication utilization
- Load imbalance
- Synchronization
- False sharing
- ...




UPPSALA
UNIVERSITET

Multicore Challenges: Non-uniformity Communication




L2 sharing
(here: pair-wise)





UPPSALA
UNIVERSITET

Multicore Challenges (Multisocket) Non-uniformity Communication



L2 sharing
(here: pair-wise)

PDC
Summer
School
2010


Institutionen för teknikologi
och miljövetenskap

MC 27



UPPSALA
UNIVERSITET


Multicore Challenges (Multisocket) Non-uniformity Memory





UPPSALA
UNIVERSITET


Example: Thread Interaction (True Communication)




$A := 1$

$A := 2$

$A := 3$



Example: Thread Interaction (False sharing)



A := 1

...

B := 1

...

A := 2

Ex: Code change → Performance difference on a Quad: 5x


MC 30

Commercial x86 snapshot

(I may have miss-quoted some details,
get architecture details from vendors)

Erik Hagersten
Uppsala Universitet

Intel Core2 Quad







UPPSALA
UNIVERSITET

AMD Shanghai

Hyper Transport



DDR-2, DRAM



L3 8MB





X-bar

L2\$
512kB


L2\$
512kB

L2\$
512kB

L2\$
512kB




AMD MC System Architecture





UPPSALA
UNIVERSITET


Intel: Dunnington





UPPSALA
UNIVERSITET

Intel Dunnington





Intel: Nehalem, Core i7

Q1 2009 (4 cores)

QuickPath Interconnect

3x DDR-3 DRAM



L3 8MB

X-bar

L2\$
256kB

L2\$
256kB

L2\$
256kB

L2\$
256B

D\$ 64kB	I\$ 64kB
CPU, 2 thr.	

D\$ 64kB	I\$ 64kB
CPU, 2 thr.	

D\$ 64kB	I\$ 64kB
CPU, 2 thr.	


D\$ 64kB	I\$ 64kB
CPU, 2 thr.	

Up to 4 cores x 2 threads


MC 37

© Erik Hagersten | user.it.uu.se/~eh


Nehalem "Core i7"



AMD Istanbul, 6 cores




AMD Magny-Cours




Intel: "Nehalem-Ex" (i7)

QuickPath Interconnect



X-bar






8 cores x 2 threads

MC 41

© Erik Hagersten | user.it.uu.se/~eh






How is the silicon used (i7-Ex)?






UPPSALA
UNIVERSITET

How is the silicon used?



Handling silicon defects?




Some other multicores

(I may have miss-quoted some details,
get architecture details from vendors)


Erik Hagersten
Uppsala Universitet

Sun Niagara, 2005!!

$4 \times \text{DDR-2} = 25\text{GB/s (!)}$




Niagara Chip





UPPSALA
UNIVERSITET

TILER A Architecture




64 cores connected in a mesh
Local L1 + L2 caches
Shared distributed L3 cache
Linux + ANSI C
New Libraries
New IDE
Stream computing

...



UPPSALA
UNIVERSITET

IBM Cell Processor



So-called accelerators


- Sits on the IO bus (!!)
- GP Graphics processors, aka GPGPU
[e.g. NVIDIA, AMD/ATI]
- Specialized accelerators
[e.g., FPGA/Mitrionics, ASIC/ClearSpeed]
- Specialized languages for the above
[CUDA, Ct, Rapid Mind, Open-CL, ...]

So-called accelerators

- Sits on the IO bus (!!)
- GP Graphics processors aka GPGPU?
 - [e.
 - My view: Not very general purpose yet!
 - Fits well for a few VERY IMPORTANT app domains!
- Spec • Limited applicability?
 - [e.
 - Programmer productivity?
 - Application life time?
- Spec • New generation devices will be more useful...
 - [CUDA, Ct, Rapid Mind, Open-CL, ...]

Fermi from nVIDIA

a huge step in the right direction




- 512 "processors" (P)
- 16 P /StreamProcessor (SP)
- Full DP-FP IEEE support
- 64kB L1 cache / SP
- 768kB global shared cache
- Atomic instructions
- ECC correction
- Debugging support
- ...

David Black-Schaffer to give you the full story




Scaling the x86 Manycore GP computing Larrabee (now called MIC) from Intel 2011??

"more than 50 cores"



SIMD instructions (16-way??)

MC 53




Wrapping up about multicores

Erik Hagersten
Uppsala Universitet




Looks and Smells Like an SMP?

SMP system



Multicore system



Well, how about:

- Cost of parallelism?
- Cache capacity per thread?
- Memory bandwidth per thread?
- Cost of thread communication? ...

What matters for multicore performance?

- Are we buying...
 - ✿ CPU frequency?
 - ✿ Number of cores?
 - ✿ MIPS and FLOPS?
 - ✿ Memory bandwidth?
 - ✿ Cache capacity?
 - ✿ Memory capacity?
 - ✿ Performance/Watt?

MC Questions for the Future

- How to get parallelism?
- How to get performance/data locality?
- How to debug?
- A case for new funky languages?
- A case for automatic parallelization?
- Are we buying:
 - ✿ compute power,
 - ✿ memory capacity, or
 - ✿ memory bandwidth?
- Will 128 cores be mainstream in 5 years?
- Will the CPU market diverge into desktop/capacity/capability/special-purpose CPUs again?
- **A non-question: will it happen?**